SOC Design Verification Engineer – Data Center Solutions

Skip to main contentOur CompanyOur BusinessSearch for JobsJoin Talent NetworkFAQsProfileEnglishSign InWelcome to an enhanced Qualcomm Careers platform! We’ve reimagined our site to streamline your experience as you explore opportunities and invent the future with Qualcomm. Get started by creating a profile using sign in, setting your preferences, and managing your Qualcomm job search—all in one place. Note: Your past applications will be available when you sign in using the same email address you previously used to apply.Single PositionView All JobsSOC Design Verification Engineer – Data Center SolutionsSan Diego, California, United States of AmericaApply NowAdd to Job CartFind out how well you match with this jobUpload your resumeJob descriptionCompany and benefitsJob ID3093403Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:We are seeking highly motivated and experienced Design Verification Engineers to join our Data Center SoC Verification team. In this role, you will be responsible for verifying next-generation Data Center SoCs that power AI, high-performance computing, and cloud infrastructure products. You will work closely with architects, design engineers, software teams, and verification specialists to develop scalable verification solutions, drive verification closure, and ensure first-silicon success for complex SoC designs.This position offers the opportunity to work on cutting-edge technologies including multi-core CPUs, cache coherency systems, memory subsystems, AI/ML accelerators, high-speed interconnects, security, and advanced SoC architecture.Key Responsibilities:Develop and execute comprehensive verification plans for SoC, subsystem, and IP-level features.Design and implement scalable System Verilog/UVM-based and Processor-based verification environments.Create directed and constrained-random test scenarios to validate functionality and architectural use cases.Develop assertions, functional coverage models, and checkers.Debug RTL, testbench, and integration issues and work closely with design teams to resolve defects.Drive coverage closure using functional and code coverage metrics.Participate in architecture and design reviews to ensure verification requirements are incorporated early in the development cycle.Verify complex Data Center SoC features including:Multi-core CPU systemsCache coherency and interconnect fabricsDDR/HBM memory subsystemsPCIe, CXL, Ethernet, and high-speed interfacesSecurity, RAS, and power-management featuresSupport emulation and acceleration-based verification when required.Contribute to methodology improvements, automation, reusable verification components, and AI-assisted verification flows.QualificationsBachelor's or master's degree in electrical engineering, Computer Engineering, Computer Science, or related field.Minimum 2+ years of design verification experience* Senior positions to be offered to candidates with proven expertise in the relevant fieldStrong knowledge of: System Verilog, UVM, C, Assertion-Based Verification (SVA), Coverage-Driven Verification, System level Use case verificationExperience developing verification environments from architecture/specification through signoff.Strong understanding of computer architecture and digital design fundamentals.Experience debugging complex SoC-level issues.Excellent communication and collaboration skills.Preferred Qualifications Experience with one or more of the following:CPU verificationCache coherency protocols (ACE, CHI, CXL)DDR or HBM memory systemsPCIe, Ethernet, or networking protocolsAI/ML accelerator verificationSecurity and RAS feature verificationSystem Performance verificationSystem Power verificationATE and Post Silicon bring up testingExperience with:Portable Stimulus (PSS)Formal VerificationEmulation platforms (Veloce/Palladium/ZeBu)Power-aware verificationProficiency in Python or scripting languages for automation.AI-assisted verification of...