CPU Hardware Verification (Power Management), Staff

Skip to main contentOur CompanyOur BusinessSearch for JobsJoin Talent NetworkFAQsProfileEnglishSign InSingle PositionView All JobsCPU Hardware Verification (Power Management), StaffBangalore, IndiaApply NowAdd to Job CartFind out how well you match with this jobUpload your resumeJob descriptionCompany and benefitsJob ID3081127Company:Qualcomm India Private LimitedJob Area:Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:Role OverviewWe are seeking a highly motivated and technically strong Staff Engineer to drive end-to-end verification of next-generation CPU Co-Processor (CPUCP/PDP) Power Management firmware and hardware features. This role requires deep expertise in SystemVerilog-based verification, power management validation, and cross-functional leadership across Firmware, RTL Design and Post-Silicon teams.The ideal candidate will own verification strategy from architecture definition through signoff, driving quality, scalability, automation, and execution excellence across CPU programs.Minimum Qualifications:• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. ORMaster's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. ORPhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.Key ResponsibilitiesLead the end-to-end verification of CPUCP/PDP firmware-driven hardware features, with a focus on Power Management, Reliability, and System Readiness.Architect and develop robust SystemVerilog/UVM testbenches, transactors, checkers, and verification infrastructure for complex SoC subsystems.Drive verification of AMBA-based system IPs including timers, mailbox, interrupts, and interconnect fabrics (NoC).Own verification planning, test strategy, coverage modeling, coverage closure, and functional signoff.Define and implement comprehensive validation for power-management features such as DVFS, Low Power Modes (LPM), clock/power transitions, and firmware-controlled sequences.Lead complex debug and root-cause analysis across Firmware, RTL, Design, Emulation, and Post-Silicon teams.Develop reusable stimulus frameworks, automation solutions, debug utilities, dashboards, and productivity tools to improve execution efficiency and scalability.Support platform bring-up, SoD readiness, feature qualification, HW/FW release validation, and silicon readiness activities.Influence architecture reviews and verification methodologies, ensuring best practices are consistently applied across programs.Mentor junior engineers and foster a culture of technical excellence, ownership, and innovation.Drive cross-functional initiatives spanning Firmware, Hardware Design, Emulation, and Post-Silicon Verification teams.Required QualificationsBachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field .Extensive experience in SoC, CPU or Power-Management verification environments.Strong expertise in SystemVerilog/UVM, verification methodologies, and testbench architecture.Proven experience developing NoC transactors, protocol checkers, and verification infrastructure.Deep understanding of AMBA protocols and system-level IPs such as timers, mailboxes, interrupts, and memory-mapped peripherals.Strong background in RTL simulation, emulation, waveform analysis, debug methodologies, and coverage closure.Experience validating power-management technologies including DVFS, LPM, idle states, power sequencing, and reset flows.Proficiency in C/C++, SystemVerilog, Python, scripting, automation, and data-driven verification workflows.Strong analytical and debugging skills with the ability to diagnose issues across HW, FW, and system domains.Demonstrated ability to lead...